

### hw5 ~ *composing* circuits

3-bit Full Adder

4-bit Ripple-Carry Adder

Prime tester

using "minterm expansion"

### 4-bit Multiplier

### 3x2-bit Divider

extra credit

12 nGbits of memory (RAM)

Optimized Prime

### Prime-tester...

circuit for PRIME(x,y,z,w)       Itruth table for PRIME(x,y,z,w)         Image: stable stable stable prime-tesser prime-tesser using miniterm?       Image: stable st	Main $\times$ fulladder $\times$ ripplecarry $\times$ prime $\times$							
x       y       z       w       output: PRIME(x,y,z,w)         x       y       z       w       output: PRIME(x,y,z,w)         0       0       0       0       0       Row A         0       0       0       0       0       Row A         0       0       1       0       Row B         0       0       1       1       Row C         0       1       0       0       Row C         0       1       0       0       Row C         0       1       0       0       Row A         0       1       0       0       Row E         0       1       0       0       Row E         0       1       0       0       Row H         0       1       0       0       Row AA         0       1       0       0       Row AB         1       0       0       Row BB       Row CC         1       0       1       0       Row AB         1       0       1       0       Row BB         1       0       1       1       Row BD								D C D
Image: Normal data with the synthetic structure of the synthet structure of the synthe	circuit for PRIME(x,y,z,w)			trut	h tab	le for I	PRIME(	x.v.z.w)
Image: book of the book								
x       y       z       w       output: PRIME(x,y,z,w)         0       0       0       0       0       0       0       Row A         0       0       0       1       0       Row B       0       0       1       0       Row B         0       0       1       0       1       0       Row B       0       0       1       0       Row C         0       0       1       0       0       1       1       Row D         0       1       0       0       1       1       Row F         0       1       0       1       1       Row H         0       1       0       0       Row H         0       1       1       0       Row H         0       1       1       0       Row AA         1       0       0       1       1       Row AD         1       0       0       0       Row AA       1       0       Row AA         1       0       1       0       Row BD       1       1       1       Row CC         1       0       1       1				fo	ur inp	ıts		
No       0       1       0       0       0       0       0       1       0       0       0       0       0       1       0       0       0       0       1       0       0       0       0       0       1       0			x	У	z	w	output	: PRIME(x,y,z,w)
No       0       0       1       0       1       0       1       Row B         0       0       1       0       1       0       1       Row C         0       0       1       1       1       1       Row D         0       0       1       0       0       1       1       Row D         0       1       0       0       1       1       Row P         0       1       0       0       1       1       Row F         0       1       1       1       Row H         0       1       1       1       Row H         0       1       1       0       0       Row AA         1       0       0       1       0       Row AA         1       0       1       0       Row BB         1       0       1       1       Row DD         1       1       0       1       1       Row FF         1       1       0       0       Row EE         1       1       1       1       Row FF         1       1       1       0			0	0	0	0	о	Row A
How many AND       0       1       0       1       1       1       Row D         0       0       1       0       0       0       1       1       Row D         0       1       0       0       1       1       1       Row D         0       1       0       0       1       1       1       Row F         0       1       0       1       1       1       Row F         0       1       1       1       1       Row F         0       1       1       1       1       Row H         0       1       1       1       Now H         PRIME(x,y,z,w)       1       0       0       0       Row AA         1       0       0       1       0       Row BB         1       0       1       1       1       Row DD         1       1       0       0       Row EE         1       1       0       0       Row FF         1       1       1       1       0       Row HH			0	0	0	1	0	Row B
How many AND       0       1       0 <t< td=""><th></th><td></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>Row D</td></t<>			0	0	1	0	1	Row D
How many AND       0       1       0       0       1       1       Row F         0       1       0       1       1       1       Row F         0       1       1       1       1       Row H         prime-tester       1       0       0       1       0       Row BB         1       0       1       0       0       Row BD       Row CC         1       0       1       1       1       Row DD         1       1       0       1       1       Row FF         1       1       0       0       Row CC       Row CC         1       1       0       1       1       Row FF         1       1       0       0       Row EF         1       1       0       0       Row CC         1       1       0       0       Row FF         1       1       0       0       <			U	U	1	1	1	Kow D
How many AND       0       1       0       1       1       1       Row F         0       1       1       0       0       Row G         0       1       1       1       1       Row H         0       1       1       1       1       Row H         0       1       0       0       0       Row H         0       1       0       0       0       Row H         0       1       0       0       0       Row A         0       1       0       0       0       Row AB         0       1       0       1       0       Row BB         1       0       1       1       1       Row DD         1       1       0       0       Row EE       1       1       1       Row FF         1       1       1       0       0       Row GG       1       1       1       0       Row GG			0	1	0	0	0	Row E
How many rule       0       1       1       0       0       1       1       1       Row H         gates to build       Image: Construction of the steer of th	av AND		0	1	0	1	1	Row F
How many gates to build gates to build prime-tester prime-tester using minterm?       I       0       0       0       0       Row AA         1       0       0       1       0       0       Row AA         1       0       1       1       0       Row AA         1       0       1       1       1       Row AB         1       0       1       1       1       Row AB	many many man		0	1	1	1	1	Row H
gates to burnel       Image: Second construction         prime-tester       1       0       0       0       Row AA         prime-tester       1       0       1       0       Row BB         1       0       1       0       0       Row CC         1       0       1       1       1       Row DD         1       1       0       1       1       Row FF         1       1       0       1       1       Row FF         1       1       1       0       0       Row GG         1       1       1       1       0       Row HH	HOW " build		Ū	-	-	-	-	100011
gates       1       0       0       0       0       Row AA         prime-tester       1       0       1       0       1       0       Row BB         using minterm?       1       0       1       1       1       Row DD         1       1       0       1       1       1       Row DD         1       1       0       1       1       Row FF         1       1       0       1       1       Row GG         1       1       1       0       Row GG       Row HH	atos to pulla							
1       0       0       1       0       Row BB         1       0       1       0       0       Row CC         1       0       1       1       1       Row DD         1       1       0       0       0       Row EE         1       1       0       1       1       Row FF         1       1       0       0       Row GG         1       1       1       0       Row HH	galesta	PRIME(x,y,z,w)	1	0	0	0	0	Row AA
1       0       1       0       0       Row CC         1       0       1       1       1       Row DD         1       1       0       0       0       Row EE         1       1       0       1       1       Row FF         1       1       1       0       0       Row GG         1       1       1       1       0       Row HH	ime-tesler		1	0	0	1	0	Row BB
1       0       1       1       1       Row DD         1       1       0       0       0       Row EE         1       1       0       1       1       Row FF         1       1       1       0       0       Row GG         1       1       1       1       0       Row HH	princ 2		1	0	1	0	0	Row CC
1       1       0       0       0       Row EE         1       1       0       1       1       Row FF         1       1       1       0       0       Row GG         1       1       1       1       0       Row HH	mintern		1	0	1	1	1	Row DD
1 1 0 1 1 Row FF 1 1 1 0 0 Row GG 1 1 1 1 0 Row HH	using minute		1	1	0	0	0	Row EE
1 1 1 0 0 Row GG 1 1 1 1 0 Row HH			1	1	0	1	1	Row FF
1 1 1 1 0 Row HH			1	1	1	0	0	Row GG
			1	1	1	1	0	KOW HH

pure "minterm expansion": one <u>AND</u> for each <u>'1' output</u>

### Prime-optimizer?!

Main × fulladder × ripplecarry × prime ×	problem 5, EC						
circuit for PRIME(x.y.z.w)							
			trut	h tab	le for 1	PRIME(	(x,y,z,w)
			fo	ur inpi	ıts		
		x	у	z	w	output	: PRIME(x,y,z,w)
		0	0	0	0	0	Row A
		0	0	0	1	0	Row B
		0	0	1	0	1	Row C
		0	0	1	1	1	Row D
tos can		0	1	0	0	0	Row E
form adles on		0	1	0	1	1	Row F
HOW Leves Lamont		0	1	1	0	0	Row G
in implement		0	1	1	1	1	Row H
arrectly in p	X						
concerters	PRIME(x,y,z,w)	1	0	0	0	0	Bow AA
prime-lester in cs:		1	0	0	1	0	Row BB
Print problem in a		1	0	1	0	0	Row CC
this is an open property"		1	0	1	1	1	Row DD
"circuit complete a			1	0	0	0	Pow FF
Circu		1	1	0	1	1	Row FF
		1	1	1	0	0	Row GG
		1	1	1	1	0	Row HH

This one is

pure "minterm expansion": one <u>AND</u> for each <u>'1' output</u>

# Wiring tips...



### Worst-case, *so far*...



### *truth tables* ↔ *circuits*



(the truth table)

(the circuit)

### *truth tables* ↔ *circuits*



### *truth tables <-> circuits*



(the truth table)

(the circuit)

### *truth tables <-> circuits*

Name(s)

Challenge 1: There is a mismatch between this function (truth table) and circuit.

Challenge 2: Fix it on BOTH sides: Draw how to make the circuit match the table + how to make the table match the circuit



Extra Challenge: This "minterm" approach can implement any function. But functions miss most of what computers do! What's missing?

t	ruth	tables	<->	circuit	S Row 6 (11	Try this on the other page first 0) has no AND gate!	
	Challenge 1:	There is a <b>mismatch</b> betwe	een this function	(truth table) and circuit.	Row <u>1</u> (	001) does have an AND gate!	

**Challenge 2:** Fix it on **BOTH** sides: Draw how to make the <u>circuit match the table</u> + how to make the <u>table match the circuit</u>



Extra Challenge: This "minterm" approach can implement any function. But functions miss most of what computers do! What's missing?







#### 

#### 4-bit Ripple-Carry Adder keep abstracting! $\begin{array}{cccccccc} \mathbf{Y}_3 & \mathbf{Y}_2 & \mathbf{Y}_1 & \mathbf{Y}_0 \\ \mathbf{X}_3 & \mathbf{X}_2 & \mathbf{X}_1 & \mathbf{X}_0 \end{array}$ 8 bits in + $\mathbf{Z}_4$ $\mathbf{Z}_3$ $\mathbf{Z}_2$ $\mathbf{Z}_1$ $\mathbf{Z}_0$ $\Rightarrow$ 5 bits out $\begin{array}{ccccccc} \mathbf{Y}_3 & \mathbf{Y}_2 & \mathbf{Y}_1 & \mathbf{Y}_0 \\ \mathbf{X}_3 & \mathbf{X}_2 & \mathbf{X}_1 & \mathbf{X}_0 \end{array}$ 8 bits in + $\mathbf{Z}_2$ $\mathbf{Z}_3$ $\mathbf{Z}_{\mathbf{A}}$ $\mathbf{Z}_1$ $\mathbf{Z}_0$ 5 bits out our ripple-carry schoolbus a ripple-carry "bus"!

### Composing circuits

# keep abstracting!

4-bit Ripple-Carry Adder



our ripple-carry schoolbus



#### hw5pr3: A 4-bit multiplier



 $\Rightarrow \Rightarrow \Rightarrow \Rightarrow \Rightarrow$ 

\* \* \*

(Q3) How could THREE 4-bit ripple-carry adders help here?

(Q2) What bit would be correct for the starred spot  $\stackrel{\frown}{\searrow}$ ?

**(Q1)** What circuit could you use to create the four "partial products" ??



### hw5pr3: A 4-bit *multiplier*



(A1) The AND gate is *single-bit* multiplication. (A2) 4 = 0

(A1) Use a 4x1-bit helper circuit to find the four *partial products...*(A3) You need three (3) ripple-carry adders to finish: *see above...* 



# *Division?* hw5pr4

D Logisim: coveredDi	vider of hw5_sols	
File Edit Project Sim	nulate Window Help	
👆 📐 A 🛛 🗔	● ▷ D D	
🖉 🐢 🕞 🖸		· · · · · · · · · · · · · · · · · · ·
+ <b>* *</b> ×		
hw5_sols* MyXOR FullAdder 4-bit Ripple Carr 4-bit Multiplier 3by2 divider 12 nGb memory 4x1 multiplier 2-bit decoder D latch 4 input example 2 bit equals test2 coveredDivider Wiring 	y Adder	dividend divisor X2 X1 X0 Y1 Y0 Q Q Q quotient Z2
⊞… 🌆 Base		
Circuit: cov	veredDivider	Z1
Circuit Name	coveredDivider	
Shared Label Eacing	Fact	the 3-by-2 hit divider
Shared Label Font	SansSerif Plain 12	
		Zo Ideas?
	100% ≑ 🗄	

"principled"	rincipled"		OUTPUT		
design	Minterm <i>Division</i>	Y2 Y1 Y0 X1 X0 dividend divisor	Z2 Z1 Z0 E quotient bit		
	div. by 0	anything 00	anything <b>1</b>		
(0) All comput	ation can be expressed as bits	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{ccccc} 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \end{array}$		
(1) <i>Any</i> function	on of bits can be made a truth table $\longrightarrow$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
(2) Consider th	ne output, <i>one bit at a time</i>	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{ccccccc} 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 0 \end{array}$		
(3) The circuit	will output 0 by default!	1 1 0 0 1 1 1 1 0 1	1 1 0 0 1 1 1 0		
	div. by 2	00010	0 0 0 0		
(4) Are there su	ubcircuit patterns to notice?	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
(5) <i>If not,</i> use a for which the o	an AND gate to <u>select</u> each input output should be 1 (a minterm!)	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
To implement the <b>re</b> inputs will its AND	How many NOT'ed?	0 0 0 1 1	0 0 0 0		
	What division <u>is</u> that line?	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0000		
(6) OR the outp	puts from step (5) together.	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{ccccccc} 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 \end{array}$		
(7) optimize yo	our circuit later or never	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccc} 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 \end{array}$		

### Circuit *Optimization*?

Welcome to Electrical and Computer Engineering!



16 gates



Figure 7: A 2-bit multiplier generated by a GA using our approach

7 gates

for *exploring* genetic algorithms...



Optimizing *for what*?!

### <u>Time</u>-optimized circuits: *Carry lookahead adders*

The following circuit is called a carry lookahead adder.

By adding more hardware, we reduce the number of levels in the circuit and speed things up.

We can "cascade" carry lookahead adders, just like ripple carry adders. We'd have to do carry lookahead *between* the adders too.

How much faster is this?

For a 4-bit adder, not much. There are 4 gates in the **longest path** of a carry lookahead adder, versus 9 gates for a ripple carry adder.

But if we do the cascading properly, a 16-bit carry lookahead adder could have only 8 gates in the longest path, as opposed to 33 for a ripple carry adder.

Newer CPUs these days use 64-bit adders. That's 12 vs. 129 gates or 10x speedup!

The delay of a carry lookahead adder grows *logarithmically* with the size of the adder, while a ripple carry adder's delay grows *linearly*.

The thing to remember about this is the trade-off between complexity and performance.

Ripple carry adders are simpler, but slower. Carry lookahead adders are faster but more complex.



#### A 4-bit carry-lookahead adder circuit



### Flows!

#### A 4-bit **carry-lookahead** adder circuit

#### A 4-bit **ripple-carry** adder circuit





What information is needed? Where? How?

speed vs. complexity tradeoffs  $\sim$  the "cs facets" of engineering



### What's *inside* gates?

# What's the *other half* of computation?



# Today's gates?



Microprocessor chip (actual size) in its ceramic package

# are from silicon-based switches ~ *transistors*

switch? gate? door? B



a single etched transistor labeled with base (b), emitter (e), and collector (c)

### are from silicon-based switches ~ *transistors*





a single etched transistor labeled with base (b), emitter (e), and collector (c)

### *One* transistor!



### *One* transistor!





single-electron tunneling, or SET transistor

### Lots of transistors!





### Two *types* of transistors...



### Two *types* of transistors...



### Rotations are common...



### Building a NOT gate





Building a **NOT** gate from transistors:





Ground = 0v





### *Their* Mark 1

#### an early, <u>relay-based</u> computer



Grace Hopper + Howard Aiken, Harvard ~ 1944

### Transistors as *disruptive* technology

#### point contact transistor



copyright: Lucent / Bell Labs

#### 1947: Bell Labs

seeking better amplifiers for phone lines

team of physicists: W. Brattain, *W. Shockley*, and J. Bardeen

### 1948: junction transistor

much more robust design

#### 1956: Shockley Semiconductor Co.

in hometown of Palo Alto... in a few months... the "traitorous eight" left to found

#### 1957: Fairchild Semiconductor Co.

... and so begins the valley's siliconization



### What's *inside* gates?

### What's the <u>other half</u> of computation?



### *Half* a computer: the **CPU**



### For systems, a face-lift is to add an edge that *creates a cycle*, not just an additional node.

- also Alan Perlis







Hint: What happens when the "strobe" is 1?

# The flip-flop





# The flip-flop







3 bits stored at location 00

- 3 bits stored at location 01
- 3 bits stored at location 10
- 3 bits stored at location 11



#### 3 data output bits



#### 3 data output bits