

CS 5

Python

Hmmm...

computer

main memory

registers

1-bit memory: *flip-flops*


arithmetic

bitwise functions

logic gates

switches: *transistors*


A
B
S
T
R
A
C
T
I
O
N



taking
the
circuit
"canvas"
literally

...

Unnecessarily convoluted wiring :D



An example of a *happy*
Ripple-Carry Adder...

O
U
R
C
S
P
A
T
H

Things are awfully messy 'round here...



hw5 ~ *composing* circuits

3-bit Full Adder

4-bit *Ripple-Carry* Adder

Prime tester

using "*minterm expansion*"

4-bit Multiplier

3x2-bit Divider

extra credit

12 nGbits of memory (RAM)

*Optimized
Prime*

Worst-case, *so far*...

CircuitVerse Project Circuit Tools Help hw5startercircuits Imallett

CIRCUIT ELEMENTS

- Input
- Output
- Gates
- Decoders & Plexers
- Sequential Elements
- Memory Elements
- Test Bench
- Misc

PROPERTIES

PROJECT PROPERTIES

Project: hw5startercircuits

Circuit: mult

Clock Time: 500 ms

Clock Enabled:

Lite Mode:

Delete Circuit

Edit Layout

XOR fulladder ripplecarry prime optprime 4x1 mult mult

Save often!

Worst-case, *so far*...

GitHub

Status

CircuitVerse System Status

If you face any issues, reach out to us on [slack](#) or [email](#).

Active Incidents

Main Platform is down
Opened at 2/22/2024, 11:24:38 AM with 0 posts

[Incident #83 report →](#)

24h 7d 30d 1y all

Live Status

- Main Platform**
Overall uptime: 95.48%
Average response time: 747 ms
- Interactive Book**
Overall uptime: 100.00%
Average response time: 186 ms
- Docs**
Overall uptime: 100.00%
Average response time: 163 ms

Save often!

Prime-tester...

circuit for PRIME(x,y,z,w)

truth table for PRIME(x,y,z,w)

| four inputs | | | | output: PRIME(x,y,z,w) | |
|-------------|---|---|---|------------------------|--------|
| x | y | z | w | | |
| 0 | 0 | 0 | 0 | 0 | Row A |
| 0 | 0 | 0 | 1 | 0 | Row B |
| 0 | 0 | 1 | 0 | 1 | Row C |
| 0 | 0 | 1 | 1 | 1 | Row D |
| 0 | 1 | 0 | 0 | 0 | Row E |
| 0 | 1 | 0 | 1 | 1 | Row F |
| 0 | 1 | 1 | 0 | 0 | Row G |
| 0 | 1 | 1 | 1 | 1 | Row H |
| 1 | 0 | 0 | 0 | 0 | Row AA |
| 1 | 0 | 0 | 1 | 0 | Row BB |
| 1 | 0 | 1 | 0 | 0 | Row CC |
| 1 | 0 | 1 | 1 | 1 | Row DD |
| 1 | 1 | 0 | 0 | 0 | Row EE |
| 1 | 1 | 0 | 1 | 1 | Row FF |
| 1 | 1 | 1 | 0 | 0 | Row GG |
| 1 | 1 | 1 | 1 | 0 | Row HH |

How many AND gates to build prime-tester using minterm?

pure "minterm expansion": one AND for each '1' output

Prime-*optimizer*?!

This one is
problem 5, EC

Main x fulladder x ripplecarry x prime x

circuit for PRIME(x,y,z,w)



How few gates can
correctly implement
prime-tester?
this is an open problem in cs:
"circuit complexity"

truth table for PRIME(x,y,z,w)

| four inputs | | | | output: PRIME(x,y,z,w) | |
|-------------|---|---|---|------------------------|--------|
| x | y | z | w | | |
| 0 | 0 | 0 | 0 | 0 | Row A |
| 0 | 0 | 0 | 1 | 0 | Row B |
| 0 | 0 | 1 | 0 | 1 | Row C |
| 0 | 0 | 1 | 1 | 1 | Row D |
| 0 | 1 | 0 | 0 | 0 | Row E |
| 0 | 1 | 0 | 1 | 1 | Row F |
| 0 | 1 | 1 | 0 | 0 | Row G |
| 0 | 1 | 1 | 1 | 1 | Row H |
| 1 | 0 | 0 | 0 | 0 | Row AA |
| 1 | 0 | 0 | 1 | 0 | Row BB |
| 1 | 0 | 1 | 0 | 0 | Row CC |
| 1 | 0 | 1 | 1 | 1 | Row DD |
| 1 | 1 | 0 | 0 | 0 | Row EE |
| 1 | 1 | 0 | 1 | 1 | Row FF |
| 1 | 1 | 1 | 0 | 0 | Row GG |
| 1 | 1 | 1 | 1 | 0 | Row HH |


PRIME(x,y,z,w)

pure "minterm expansion": one AND for each '1' output

truth tables \leftrightarrow *circuits*

| IN | | | OUT | |
|----|---|---|----------------|---|
| x | y | c | circuit output | |
| 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 0 | |
| 0 | 1 | 0 | B | 1 |
| 0 | 1 | 1 | 1 | |
| 1 | 0 | 0 | 1 | |
| 1 | 0 | 1 | 1 | |
| 1 | 1 | 0 | 1 | |
| 1 | 1 | 1 | D | 1 |

(the truth table)



(the circuit)

hw5's take-home skill:
truth-table \leftrightarrow circuit!

truth tables \leftrightarrow circuits


Name(s) _____

Challenge 1: There is a **mismatch** between this function (truth table) and circuit.

Challenge 2: Fix it on **BOTH** sides: Draw how to make the circuit match the table + how to make the table match the circuit

| IN | | | OUT | |
|----|---|---|----------------|---|
| x | y | c | circuit output | |
| 0 | 0 | 0 | | 0 |
| 0 | 0 | 1 | | 0 |
| 0 | 1 | 0 | B | 1 |
| 0 | 1 | 1 | | 0 |
| 1 | 0 | 0 | A | 1 |
| 1 | 0 | 1 | | 0 |
| 1 | 1 | 0 | C | 1 |
| 1 | 1 | 1 | D | 1 |

(the truth table)



(the circuit)

Extra Challenge: This "minterm" approach can implement any function. *But functions miss most of what computers do!* **What's missing?**

truth tables ↔ circuits

Try this on the other page first...

Challenge 1: There is a **mismatch** between this function (truth table) and circuit.


Row 6 (110) has no AND gate!

Row 1 (001) does have an AND gate!

Challenge 2: Fix it on **BOTH** sides: Draw how to make the circuit match the table + how to make the table match the circuit

| IN | | | OUT | |
|----|---|---|----------------|----------------|
| x | y | c | circuit output | |
| 0 | 0 | 0 | | 0 |
| 0 | 0 | 1 | C | 1 |
| 0 | 1 | 0 | B | 1 |
| 0 | 1 | 1 | | 0 |
| 1 | 0 | 0 | A | 1 |
| 1 | 0 | 1 | | 0 |
| 1 | 1 | 0 | C | 1 0 |
| 1 | 1 | 1 | D | 1 |

(the truth table)



(the circuit)

MEMORY!

Extra Challenge: This "minterm" approach can implement any function. *But functions miss most of what computers do! What's missing?*

truth tables \leftrightarrow circuits

Name(s) _____

Challenge 1: There is a **mismatch** between this function (truth table) and the circuit.

Challenge 2: Fix it on **BOTH** sides.

Match the circuit

AND gate for each 1 in the

table's output

Pass those outdoorwards!

"It's not real unless it can be done in Minecraft."

x

0

0

0

0

1

1

1

1




Sum

Extra Challenge:

s missing?

Composing circuits


Full Adder
~ minterm



this FA gets "boxed up" →

one FA for each column of binary addition

This will be a fulladder circuit (FA), implemented from fundamental logic gates.





| inputs | | | output: CARRY(x,y,c) | | |
|--------|---|---|----------------------|-------|-------|
| x | y | c | | | |
| 0 | 0 | 0 | 0 | Row A | |
| 0 | 0 | 1 | 0 | Row B | |
| 0 | 1 | 0 | 0 | Row C | |
| 0 | 1 | 1 | 1 | Row D | Alpha |
| 1 | 0 | 0 | 0 | Row E | |
| 1 | 0 | 1 | 1 | Row F | Beta |
| 1 | 1 | 0 | 1 | Row G | Gamma |
| 1 | 1 | 1 | 1 | Row H | Delta |

| | | | output: SUM(x,y,c) | | |
|---|---|---|--------------------|-------|---------|
| x | y | c | | | |
| 0 | 0 | 0 | 0 | Row A | |
| 0 | 0 | 1 | 1 | Row B | Epsilon |
| 0 | 1 | 0 | 1 | Row C | Zeta |
| 0 | 1 | 1 | 0 | Row D | |
| 1 | 0 | 0 | 1 | Row E | Eta |
| 1 | 0 | 1 | 0 | Row F | |
| 1 | 1 | 0 | 0 | Row G | |
| 1 | 1 | 1 | 1 | Row H | Theta |

Composing circuits

4-bit Ripple-Carry Adder



← 8 bits in



→ 5 bits out

5 full adders → one FA for each column of binary addition

5 "sum" bits

Composing circuits

4-bit Ripple-Carry Adder



← 8 bits in

→ 5 bits out

let's abstract these details away...

4-bit Ripple-Carry Adder

*keep
abstracting!*

$$\begin{array}{r} \\ \mathbf{Y_3} \\ + \mathbf{X_3} \\ \hline \mathbf{Z_4} \\ \mathbf{Z_3} \\ \mathbf{Z_2} \\ \mathbf{Z_1} \\ \mathbf{Z_0} \end{array}$$

← 8 bits in

→ 5 bits out


4-bit Ripple-Carry Adder

keep abstracting!

$$\begin{array}{r} \\ \mathbf{Y_3} \\ + \mathbf{X_3} \\ \hline \mathbf{Z_4} \end{array}$$

← 8 bits in

→ 5 bits out



← 8 bits in

→ 5 bits out


our ripple-carry schoolbus

a ripple-carry "bus"!

Composing circuits

keep abstracting!

4-bit Ripple-Carry Adder



Now let's make lots of them!!

The Challenge...


understanding each bit!

The screenshot displays the CircuitVerse web simulator interface. At the top, there are video thumbnails for participants: Sam C, Carson Stubstad, and Clara McIntyre. The browser address bar shows the URL: `circuitverse.org/simulator/edit/hw5startercircuits-3ee5cc8d-362c-48e7-9e4c-f53ba5889a62#`. The main workspace contains a circuit diagram with the following components and connections:

- Inputs:** Four 1-bit inputs labeled y_3, y_2, y_1, y_0 are all set to 1. Four 1-bit inputs labeled x_3, x_2, x_1, x_0 are all set to 0.
- 4-bit Circuits:** Four blocks labeled "4*1 circuit" are arranged in a row. Each block has four inputs (x_3, x_2, x_1, x_0) and four outputs (z_3, z_2, z_1, z_0).
- Ripple Carry:** The carry-out (z_3) of the first 4-bit circuit is connected to the carry-in (x_3) of the second. The carry-out (z_2) of the second is connected to the carry-in (x_2) of the third. The carry-out (z_1) of the third is connected to the carry-in (x_1) of the fourth. The carry-out (z_0) of the fourth is connected to the carry-in (x_0) of the first ripple carry block.
- Ripple Carry Blocks:** Two blocks labeled "ripplecarry" are shown below the 4-bit circuits. Each has eight inputs ($y_3, y_2, y_1, y_0, x_3, x_2, x_1, x_0$) and four outputs (z_4, z_3, z_2, z_1, z_0).

The left sidebar shows "CIRCUIT ELEMENTS" and "PROJECT PROPERTIES". The project name is "hw5startercircuits" and the circuit type is "mult". The clock time is set to 500 ms.

hw5pr3: A 4-bit *multiplier*



(A1) The AND gate is *single-bit* multiplication.


(A2) ☆ == 0

(A1) Use a 4x1-bit helper circuit to find the four *partial products*...


(A3) You need three (3) ripple-carry adders to finish: *see above*...



Division? hw5pr4



Division! hw5pr4



"principled" design

Minterm *Division*

(0) All computation can be expressed as bits...

(1) **Any** function of bits can be made a truth table →

(2) Consider the output, *one bit at a time*...

(3) *The circuit will output 0 by default!*

(4) Are there *subcircuit patterns* to notice?

(5) *If not*, use an AND gate to **select** each input for which the output should be 1 (a minterm!)

To implement the red 1, how many inputs will its AND gate need??

How many NOT'ed?

What division is that line?


(6) OR the outputs from step (5) together.

(7) optimize your circuit later -- *or never* →


| INPUTS | | | | | OUTPUT | | | | |
|-----------|----|----|---------|----|----------|----|----|-----------|---|
| Y2 | Y1 | Y0 | X1 | X0 | Z2 | Z1 | Z0 | E | |
| dividend | | | divisor | | quotient | | | error bit | |
| div. by 0 | | | | | anything | 0 | 0 | anything | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | |
| div. by 1 | | | | | 0 | 0 | 0 | 1 | 0 |
| div. by 2 | | | | | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | |
| div. by 3 | | | | | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | |

Circuit *Optimization*?

Welcome to
Electrical and
Computer
Engineering!



16 gates



7 gates



Optimizing *for what?*!

Time-optimized circuits: *Carry lookahead adders*

The following circuit is called a **carry lookahead adder**.

By adding more hardware, we reduce the number of levels in the circuit and speed things up.

We can "cascade" carry lookahead adders, just like ripple carry adders. We'd have to do carry lookahead *between* the adders too.

How much faster is this?

For a 4-bit adder, not much. There are 4 gates in the **longest path** of a carry lookahead adder, versus 9 gates for a ripple carry adder.

But if we do the cascading properly, a 16-bit carry lookahead adder could have only 8 gates in the longest path, as opposed to 33 for a ripple carry adder.

Newer CPUs these days use 64-bit adders. **That's 12 vs. 129 gates or 10x speedup!**


The delay of a carry lookahead adder grows *logarithmically* with the size of the adder, while a ripple carry adder's delay grows *linearly*.

The thing to remember about this is the **trade-off between complexity and performance**.

Ripple carry adders are simpler, but slower. Carry lookahead adders are faster but more complex.


Details!

A 4-bit carry-lookahead adder circuit




Flows!

A 4-bit **carry-lookahead** adder circuit




A 4-bit **ripple-carry** adder circuit




➔ *What information is needed? Where? How?*

speed vs. complexity tradeoffs ~ the "cs facets" of engineering




What's inside gates?



What's the other half
of computation?





Today's gates?





are from silicon-based switches ~ *transistors*

switches?



a single etched transistor labeled with base (b), emitter (e), and collector (c)


are from silicon-based switches ~ *transistors*



a single etched transistor labeled with base (b), emitter (e), and collector (c)

One transistor!

Then




The First
Transistor

1947


Bell Labs

One transistor!



E85's transistors

Then




1947

Bell Labs

"high"
a +5v voltage here

Now




allows current here

open-on-high type transistor

single-electron tunneling, or SET transistor

Lots of transistors!




E85's transistors

Then

Graphic: Transistor Production Has Reached Astronomical Scales

A look at Moore's Law in action

By Dan Hutcheson



1947

Bell Labs

"high"
a +5v voltage here



Now

https://en.wikipedia.org/wiki/Transistor_count

Transistor count - Wikipedia

People also ask

How many transistors are produced each year?

Global production of transistors has surpassed 20 trillion per second—**hundreds of quintillions per year**. Apr 4, 2017



allows current here




open-on-high type transistor

single-electron tunneling, or SET transistor



Two *types* of transistors...

Transistors are current *gates*:

open-on-low (pmos)




open-on-**high** (nmos)




Two *types* of transistors...

Transistors are current *gates*:


open-on-low (pmos)



open-on-high (nmos)



"low"
a 0v voltage here



blocks current here


open-on-high-type transistor

an input of 0 closes the portcullis!


Rotations are common...

Transistors are current *gates*:

open-on-low (pmos)




open-on-high (nmos)




Transistors are current *gates*:

open-on-low (pmos)




open-on-high (nmos)





Building a NOT gate

Transistors are current *gates*:


open-on-low (pmos)




open-on-high (nmos)



Building a **NOT** gate from transistors:




a NOT gate



Implemented!


Transistors are current *gates*:

open-on-low (pmos)




0v "opens" this wire 5v "cuts" this wire


open-on-high (nmos)



0v "cuts" this wire 5v "opens" this wire



photograph
of a two-
transistor
NOT gate




a two-
transistor
NOT gate

Building a NOT gate


| In | Out |
|----|-----|
| 0 | 1 |
| 1 | 0 |

(1) NOT's truth table




Transistors are current **gates**:

open-on-low (pmos)




open-on-high (nmos)



Building a **NOT** gate from transistors:


a two-transistor NOT gate



Building a NOT gate


| In | Out |
|----|-----|
| 0 | 1 |
| 1 | 0 |

(1) NOT's truth table




Transistors are current *gates*:

open-on-low (pmos)




open-on-high (nmos)



Building a **NOT** gate from transistors:

a two-transistor NOT gate



Transistors!

(1) What will be output?

Fill out the truth table to the right



| X | Y | Z |
|---|---|---|
| 0 | 0 | |
| 0 | 1 | |
| 1 | 0 | |
| 1 | 1 | |

(1) Fill in this circuit's truth table


Transistors are current **gates**:

open-on-low (pmos)


0v "opens" this wire 5v "cuts" this wire

open-on-high (nmos)

0v "cuts" this wire 5v "opens" this wire



(3) Extra! How could you alter the transistor-level design to make the design above into an AND gate?



(2) Challenge: What gate is the above diagram? It's one of these four:

"not and" "or" "not or" "exclusive or"

| X | Y | Z |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Transistors!

Answers!

(1) What will be output?

Fill out the truth table to the right




| X | Y | Z |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

(1) Fill in this circuit's truth table


Transistors are current **gates**:

open-on-low (pmos)




0v "opens" this wire 5v "cuts" this wire

open-on-high (nmos)



0v "cuts" this wire 5v "opens" this wire


Swap the transistor TYPES!







Output: **Z**

Z is either 0 or 1, depending on X, Y


(3) Extra! How can you alter the transistor-level design to make the design above into an AND gate?








(2) Challenge: What gate is the above diagram? It's one of these four:



MineCraft Logic Gates



(3) Explain how you alter the design to make the design above into an AND gate?



| X | Y | Z |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

is stable

Z



0 or 1, on X, Y

MineCraft Logic Gates



Electro-Mechanical Relays





Electro-mechanical relays serve a wide range of industrial applications, using an electromagnet to mechanically switch a circuit on or off. Styles



Z

or 1,
X + Y


(3) Ex
you alter the de
design to make



| X | Y | Z |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Their Mark 1

an early, relay-based computer




http://www-03.ibm.com/ibm/history/exhibits/mark1/mark1_reference.html

Grace Hopper + Howard Aiken, Harvard ~ 1944



Electromechanical "gates" (relays)

1940's
computers





Which gate is this?

here, gold + green are conductive...




Which gate is this?



Their Mark 1

an early, relay-based computer



models 3, 4 and 5. But most famous is the 1944 Harvard Mark 1, although its main

Grace Hopper + Howard Aiken, Harvard ~ 1944

ran at 0.00001 MHz

5 tons

530 miles of wiring

765,299 distinct parts!

Addition: **0.6 seconds**

Multiplication: **5.7 seconds**

Division: **15.3 seconds**


Our Mark 1? an "early," quantum-based computer



hw5pr0.txt this week

Transistors as *disruptive* technology

point contact transistor



copyright: Lucent / Bell Labs

1947: **Bell Labs**

seeking better amplifiers for phone lines

team of physicists: W. Brattain, W. Shockley, and J. Bardeen

1948: **junction transistor**

much more robust design

1956: **Shockley Semiconductor Co.**


in hometown of Palo Alto...

in a few months...

the "traitorous eight" left to found

1957: **Fairchild Semiconductor Co.**

... and so begins the valley's *siliconization*





What's inside gates?

What's the other half
of computation?



Half a computer: the CPU



transistors




gates



arithmetic

For systems, a face-lift is to add an edge that *creates a cycle*, not just an additional node.

- also Alan Perlis



NOR's Truth Table

| NOR | | |
|------------|----------|----------|
| X | Y | Z |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Let's engineer this into
1 bit of memory!

| X | Y | Z |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Memory!

The circuit starts with **R** being **0** + **S** being **0**

and **Q** starts at 0 the "loopback wire" from S to R will be 1

✘ What if **S** stays **0** and **R** is set to **1**?

Q is then set to 0

What happens if **S** stays **0** and **R** is set **back** to **0**?

Q still stays (!) at 0

What happens if **R** is **0** and **S** is set to **1**?


Q is then set to 1

What happens if **S** is **0** and **R** is set **back** to **0**?

Q still stays (!) at 1

Why does "S" stand for "Set" and R for "Reset" ?


S "sets" Q to 1; R "resets" it back to 0.



Take a look at this circuit:


The D (**data**) line holds a single bit we want to store (either a 0 or a 1).

How does the strobe bit help store the bit D into Q?




Hint: What happens when the "strobe" is 1?

The flip-flop




the flip-flop's diagram



1 bit of memory!




The flip-flop



But there's a LOT more than 1 bit of memory...!

Q is 1 bit of storage

the flip-flop's diagram




1 bit of memory!



Random Access Memory

Extra: *Design 12 nano-Giga-bits of RAM*



Happy Wiring!

Animusic's *Fiber Bundles*



And happy October'ing!

